An energy-efficient switching scheme for a low-power successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed. Taking the parasitic capacitance of the capacitor array into consideration, the average switching energy of the proposed scheme can be reduced by 97.4% compared with the conventional architecture. The proposed scheme also reduces the number of capacitors in the capacitor array by 75.5% and hence achieves area efficiency with high performance.
Introduction: Low-power consumption makes charge redistribution successive approximation register (SAR) analogue-to-digital converters (ADCs) very popular in the fields of implantable medical electronics, wireless sensor nodes, wearable health monitoring devices and other energy-constrained applications [1] [2] [3] [4] [5] [6] [7] . In SAR ADCs, dynamic power consumption of the digital control unit reduces with improvements in technology, and the comparator power is close to that of a digital dynamic regenerative latch. This leaves the capacitor array to be the dominant source of power dissipation. Various schemes have been proposed recently to reduce the switching energy of internal capacitor arrays in SAR ADCs [1] [2] [3] [4] [5] [6] . However, most of these schemes still consume considerable energy, especially during identification of the first few bits, during which period relatively large capacitors need to change their connections and stored charge. Moreover, most prior work did not consider the energy consumed by the important and inevitable parasitic capacitance of the capacitor array, weakening the validity and accuracy of their comparative analysis. In this Letter, a highly energy-efficient capacitor switching scheme is proposed. The effect of the parasitic capacitance on power consumption and input-range attenuation is also analysed. Taking the parasitic capacitance of the array into consideration, the proposed scheme is compared with previous works.
Proposed SAR switching scheme: The proposed switching scheme is illustrated in Fig. 1 , in a case that realises 4-bit resolution with a 2-bit capacitor array. In the sampling phase, V ip and V in are sampled onto the top plates of the capacitor arrays, while the bottom plates of the capacitors are initially loaded with '0 1 1', in the order of higher to lower significance, where '0' and '1' represent Gnd and V ref , respectively. In the first bit cycle, the sampling switches turn off and the first bit is generated without consuming any switching energy. In the second bit cycle, the MSB capacitor on the lower voltage potential side is set to '1' instead of '0'. This operation does not consume any switching energy according to [6] . However, a more accurate calculation is presented, considering the parasitic capacitance in the following Section. In the third bit cycle, '0 1 1' is changed to '0 1/2 1/2', where '1/2' represents V cm that equals one-half of the reference voltage (V ref /2). This switching step has been pointed out with red ovals in Fig. 1 . Since the capacitor array needs to discharge for settling its positive voltage from '1' to '1/2', this transition does not consume any additional energy from V ref , thus saving energy compared with the two-level switching schemes in [1, 2] and previous V cm -based schemes, used in [3] [4] [5] [6] .
If downtransition (B and D in Fig. 1 ) is needed in the third bit cycle, connection '1 1 1' of the other capacitor array is simultaneously changed to '1/2 1/2 1/2', as shown in the blue ovals in Fig. 1 , without consuming any additional switching energy. Besides the energy reduction in the first 2 bit cycles, the most significant advantage of this proposed scheme is that the energy consumption in the third bit cycle is also reduced dramatically. Moreover, this scheme only starts using '1/2' level from the third bit cycle to alleviate the accuracy requirement for V cm , which is another advantage over [3] [4] [5] . In the following bit cycles, only downtransitions happen with a similar monotonic scheme in [2] , but the reference range has been halved (from '1' to '1/2' or from '1/2' to '0') to save energy. Furthermore, these downtransitions also reduce the effect of the parasitic capacitance on energy consumption, which is discussed in the following Section. 
Fig. 1 Proposed SAR switching procedure
Analysis of parasitic capacitance: Since parasitic capacitance exists in reality between the capacitor plates and substrate, any discussion of the SAR ADC switching schemes from an energy consumption viewpoint would not be complete without considering the effects of the parasitic capacitance on the capacitor array. Fig. 2 shows a simple case for the analysis of parasitic capacitance. If the bottom plates of the capacitor array that is connected to the negative terminal of the comparator change their connections from '0 1 1' to '1 1 1', the energy consumption would ideally be 0. In reality, the reference should charge the capacitor array due to the existence of C pt and C pb , in this case, which require energy in the amount of
, instead of zero. C pt is the top-plate parasitic capacitance of the capacitor array, C pb represents the bottom-plate parasitic capacitance of the unit capacitor in the capacitor array and C t is the total capacitance of the ideal capacitor array. On the other hand, in the case of a downtransition, the associated parasitic capacitors will discharge for settling their top plates to a lower voltage level, and do not consume any additional energy from V ref . Fig. 2 Simple model for analysis of parasitic capacitance The parasitic capacitance C pt can also affect the input range of the topplate sampling SAR ADC. Taking the second bit cycle in Fig. 2 as an example,
from the charge conservation law. This shows that the D/A conversion outputs are slightly downscaled due to the top-plate parasitic capacitance. This means that the input range of the SAR ADC should decrease to avoid overflow and underflow at the digital output. The bottom-plate sampling schemes do not suffer from this problem because the sampled input and the D/A conversion output are both downscaled with a same ratio.
Switching energy analysis and comparison: The behavioural simulation for the 10-bit SAR ADC was performed in MATLAB. During the simulation, the negative energy, which is often wasted, was regarded as zero in calculation. This is different from the calculation method in [6] , which directly accumulates the negative value for comparison. Table 1 shows a comparison of the average switching energy and the area for different schemes. The parasitic capacitance value varies according to the fabrication process, capacitor type, structure and other layout design factors. When the parasitic capacitance is assumed to be C pt = 10%C t and C pb = 15%C, the proposed scheme reduces the average switching energy by 97.4% compared with the conventional architecture. Fig. 3 compares the plots of the switching energy at C pt = 10%C t and C pb = 15%C with the ideal plots of several other schemes. The input range attenuation effect on the top-plate sampling scheme due to the C pt can also be seen in this Figure. When overflow or underflow happens at the digital output, the energy consumption keeps a constant value that corresponds to the digital code 0 or 1023.
Conclusion: A highly energy-efficient switching scheme for SAR ADCs is proposed, taking advantage of V cm = V ref /2 transitions to reduce the upward charge transfer to the capacitor array. While taking the parasitic capacitance into consideration, the proposed scheme is compared with previous works from a switching energy viewpoint. The behavioural simulation shows that the proposed scheme reduces the average switching energy by 97.4% compared with the conventional architecture. Moreover, the required number of capacitors in this scheme is just one-fourth of that in the conventional architecture.
